package XunChunCPU.common.Bundles

import chisel3._
import XunChunCPU.common.CommonConfig._

class RegWriteBundle extends Bundle {
    val we = Input(Bool())
    val addr = Input(UInt(regAddrLen.W))
    val wdata = Input(UInt(regLen.W))
}